伊人啪啪-伊人欧美在线-伊人欧美-伊人免费在线观看-97超在线视频-97超视频在线观看

Your Position: Home > News > Company News

In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a

2012/8/16??????view:

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

主站蜘蛛池模板: 国产在线观看入口| 欧美综合亚洲图片综合区| 欧美色图另类| 国产精品久久久久久久y| 一区二区三区在线视频播放| 欧美日韩国产在线观看| 午夜视频在线播放| 欧美一区二区三区在线播放| 亚洲 欧美 中文 日韩专区| 国产区第一页| 国产资源在线播放| 一区二区三区网站| 91中文| 欧美日韩成人午夜免费| 欧美一区二区在线| 美女视频黄a视频全免费网站色| 成人亚洲国产综合精品91| 91精品日本久久久久久牛牛| 亚洲精品毛片久久久久久久| 一级黄免费| 99国产精品高清一区二区二区| 日韩专区在线| 国产精品资源网站在线观看| 国产精品久久久久久亚洲伦理| 最新国产网址| 免费国产va在线观看视频| 亚洲欧美日韩中文字幕在线不卡| 日韩欧美一卡二区| 97伊人久久| 国产视频播放| 久久激情综合网| 国产在线精品观看一区| 国产精品糟蹋漂亮女教师| 亚洲情a成黄在线观看动| 国产在线欧美日韩一区二区| 欧美在线1| 日韩欧美色图| 欧美激情亚洲一区中文字幕| 欧美日韩欧美日韩| 一级毛片一级毛片| 国产麻豆自拍|